

*SEARCHED*  
*INDEXED*  
*SERIALIZED*  
*FILED*

WHAT IS CLAIMED IS:

1. A packet switch connected to a plurality of input lines and output lines for forwarding variable length packets received from each of said input lines to one of said output lines specified by the respective header information, said packet switch comprising:

10 a switch unit having a plurality of input ports and output ports corresponding to said input lines and output lines, respectively, configured to output fixed length cells received from each of said input ports to one of said output ports specified by routing information contained in the cell header of said received cells;

15 a plurality of input line interfaces each connected to one of said input ports and configured to convert the variable length packets received from one of said input lines to fixed length cells and supply the fixed length cells to the input port; and

20 a plurality of output line interfaces each connected to one of said output ports and configured to convert output cells received from the output port to variable length packets and send out the packets to one of said output lines,

25 each of said input line interfaces having a cell output controller configured to store the cells converted from said variable length packet in queues formed for each output line according to the degree of priority of the respective cells

and selectively forward the stored cells to said input port  
according to the degree of priority of the respective cells.

2. A packet switch according to Claim 1 further comprising:

5 a monitor device configured to detect congestion status  
of cells for each of said output lines within said packet switch  
and notify the congestion status to each of said input line  
interfaces, whereby said cell output controller selectively  
prohibits the forwarding of cells according to the degree of  
10 priority as to the output lines specified by the notice of  
congestion.

3. A packet switch according to Claim 1, wherein  
said switch unit comprising a buffer memory to store the  
input cells from said input ports in queues formed  
15 corresponding to said output lines, and a buffer monitor  
configured to monitor the quantity of stored cells for each  
of said output lines within said queues and to issue a notice  
of congestion indicating the congestion status for each of  
said output lines, whereby said cell output controller of  
20 each of said input line interfaces selectively prohibits the  
cell forwarding according to the degree of priority of the  
respective cells as to the output lines specified by the notice  
of congestion.

4. A packet switch according to Claim 1, wherein  
each of said output line interface comprising a cell  
(5)

disassembler unit configured to receive the output cells from one of said output ports and deliver data blocks obtained by removing a cell header from each of said output cells, a buffer memory connected to said cell disassembler unit, a memory controller configured to store said data blocks delivered from said disassembler into said buffer memory according to identification information contained in said cell header, and a buffer monitor coupled with said memory controller so as to monitor the stored cells in said buffer memory and issue a notice of congestion indicating the cell congestion status; and

wherein the cell output controller in each of said input line interfaces selectively prohibits the forwarding of cells according to the degree of priority of the respective cells as to the output lines specified by the notice of congestion.

15 as to the output lines specified by the notice of congestion.

5. A packet switch according to Claim 4, further comprising a circuit connected to receive the notice of congestion from said output line interfaces and distribute the notice of congestion to said input line interfaces.

20 6 . A packet switch according to Claim 1, wherein  
each of said output line interface comprising a cell  
disassembler unit configured to deliver data blocks by  
removing a cell header from each of said output cells received  
from one of said output ports, a buffer memory connected to  
25 receive said data blocks from said cell disassembler unit,

a memory controller configured to store the data blocks into said buffer memory forming a plurality of queues according to identification information contained in the cell header, and a buffer monitor coupled with said memory controller to monitor the quantity of stored cells in said buffer memory;

5 said packet switch comprising a circuit configured to collect information indicating the quantity of stored cells from each of said output line interfaces and convert the quantity information into control information indicating the congestion status for each output line to notify said input line interfaces of the control information; and

the cell output controller of each of said input line interfaces selectively prohibit the forwarding of cells as to the output lines specified by the control information  
15 according to the degree of priority of stored cells.

7. A packet switch according to Claim 2, wherein  
said notice of congestion includes information indicating degree of congestion for each output line, and said cell output controller determines cell queues to be prohibited  
20 from cell forwarding based on the degree of congestion.

8. A packet switch according to Claim 2, wherein  
said cell output controller determines the degree of priority based on service class information contained in the header of said variable length packet.

25 9. A packet switch coupled to a first group of input lines

and output lines for communicating variable length packets, and a second group of input lines and output lines for communicating fixed length cells each having a cell header and a fixed length data block obtained by segmenting a variable length packet, said packet switch comprising:

10 a switching unit having a plurality of input and output ports and configured to switch the fixed length cells received from said input ports to one of said output ports specified by routing information contained in the cell header of said received cells;

15 a plurality of first input line interfaces configured to convert the variable length packet received from said first group of input lines into internal cells of a fixed length and supply the internal cells to a first group of the input ports of said switching unit;

20 a plurality of second input line interfaces configured to convert the fixed length cells received from said second group of input lines by header conversion into internal cells of a fixed length and supply the internal cells to a second group of the input ports of said switching unit;

25 a plurality of first output line interfaces configured to convert the internal cells received from a first group of output ports of said switching unit into variable length packets and forward the variable packets to said first group of output lines; and

a plurality of second output line interfaces configured to convert the internal cells received from a second group of output ports into external cells by removing a portion of the cell header from said internal cells and forward the external cells to said second group of output lines,

5 said first and said second input line interfaces having a cell output controller configured to store the internal cells by classifying into a plurality of queues corresponding to said output lines and selectively output the stored cells to the input port according to the degree of priority of the stored cells.

10. A packet switch according to Claim 9 further comprising:

15 a monitor configured to detect the congestion status of stored cells for each of said output lines within said packet switch and notify the congestion status to said first and said second input line interfaces, whereby said cell output controller selectively prohibits the forwarding of stored cells as to the output lines specified by the notice of 20 congestion.

25 11. A packet switch according to Claim 9, wherein said switch unit comprises a buffer memory for storing the input cells received from said input ports by classifying for each of said output lines, and a buffer monitor configured to monitor the quantity of stored cells for each of said

output lines within said buffer memory and to issue a notice of congestion indicating the congestion status for each of said output lines; and

each of said cell output controllers in said first and  
5 second input line interfaces selectively prohibits the forwarding of stored cells as to the output lines specified by the notice of congestion, according to degree of priority of said stored cells.

12. A packet switch according to Claim 9, wherein

each of said first output line interfaces comprises a circuit to output data blocks obtained by removing the cell header from the internal cells received from one of said output ports, a buffer memory to store the data blocks into queues formed according to cell identification information contained  
15 in the cell headers associated with the respective data blocks, and a buffer monitor configured to monitor the quantity of stored data blocks within said buffer memory and issue a notice of congestion indicating the status of congestion, and

wherein each of said cell output controller in said first  
20 and second input line interfaces selectively prohibit the forwarding of cells as to output lines specified by the notice of congestion, according to the degree of priority of said stored cells.

13. A packet switch connected to a plurality of input  
25 and output lines for forwarding variable length packets

received from said input lines to one of said output lines specified by the header information of said packets, said packet switch comprising:

a switch unit having a plurality of input and output ports  
5 corresponding to said input and output lines and configured  
to output fixed length cells received from said input ports  
to one of said output ports specified by routing information  
contained in a cell header of said received cells,

a plurality of input line interfaces each configured to convert the variable length packets received from the one of said input lines to fixed length cells and to forward the fixed length cells to one of said input ports; and

a plurality of output line interfaces each configured to convert the fixed length cells received from one of said output ports to variable length packets and forward the packets to one of said output lines,

each of said input line interfaces having a cell output controller configured to selectively prohibit the forwarding of non-transmitted cells destined to a congested output line 20 when congestion has occurred within said packet switch, according to the degree of priority of said non-transmitted cells.